This paper presents the design and evaluation of a sequential access memory (SAM) that provides low power and high performance by replacing address decoders with special locally-communicating sequencers. A test chip containing one 16x16-b SAM and one 64x16-b SAM (consisting of four 16x16-b banks) has been designed, fabricated, and evaluated using a 0.25-pm CMOS process. With a clock frequency of 40MHz at 1.2V, the measured worst-case read power dissipations for the 16x16-b SAM and the 64x16-b SAM are 344pW and 358pW respectively, demonstrating power dissipation that is largely independent of SAM size.
I. Introduction
Low power dissipation in portable battery-operated platforms has drawn considerable interest in order to increase available functionality and/or battery lifetimes. In many of these applications a large fraction of the power is consumed in memory accesses [ 
13.
Numerous general-purpose low power and high performance SRAMs have been proposed, mostly for highspeed designs [2-31. Self-resetting circuits triggered with matched delay lines implemented with replica (dummy) memory cells [4-61 often yield relatively low-power and high-speed by limiting the power dissipation in the bitlines and reducing precharge time. A few designs have been proposed for low-power memories with special emphasis on reduction of leakage current for low-threshold voltage devices [7-81. In many DSP applications SRAM designs do not require random access and often have strictly sequential read and/or write access patterns. In particular, programmable FIR filters read/write coefficients and data in a first-in first-out pattern [9] . The nai've implementation of such structures involves the movement of data samples each clock cycle using shift registers. However, for low-power implementations, the memory can be configured as a circular buffer (with a sequential access pattern) in which pointers rather than data are moved [ 101. In addition, for many digital communication channel decoders, interleavers that are used to store and reorganize large blocks of data samples can be designed with memories that support random write and sequential reads (or vice versa). Moreover, sequential access of intermediate data within many channel decoders, including Fano decoders [ 1 11 and turbo decoders 1121, is also typical. In all these cases, the nai've implementation involves using SRAMs despite the fact that the architecture often accesses data sequentially.
This motivates the design of sequential access memories to eliminate the power dissipation for address decoding.
This paper presents a novel sequential access memory (SAM) design where address sequencing logic and decoders are replaced with row sequencers to achieve high speed and low power. Most of the control signals are generated using efficient sequencer cells that communicate primarily with neighboring rows only, minimizing the power dissipation of wordline selection. When combined with typical bank structures that limit the amount of switched bit-line capacitance of large memories and efficient self-resetting postcharge logic, power dissipation is largely independent of memory size. This is in sharp contrast to conventional SRAM designs.
A test chip was fabricated in 0.25-pm CMOS technology to evaluate this design. The chip contains two different dualport (one read port and one write port) SAM configurations: one 16x16-b and one 64x16-b, consisting of four 16x16-b banks. The chip has been tested and is fully functional at operating voltages of 0.67V to 2 . W . The power dissipation of both SAMs was measured at different voltages and operating frequencies and found to be within 5% of each other, demonstrating that power dissipation is largely independent of memory size. With a clock frequency of 40MHz at 1.2V, the measured worst-case read power dissipation for the 16x16-b SAM is 344pW and for the 64x16-b SAM is 358pW.
The remainder of this paper is organized as follows.
Section I1 describes the architecture of the proposed SAM followed by a detailed description of the circuit design in Section 111. Section IV presents the simulation and experimental results followed by a brief summary and conclusion in Section V. Fig. 1 shows a block diagram of our proposed dual-port NxM-bit SAM allowing simultaneous read and write accesses. Two sequencers, one for read accesses and one for write accesses, are shown as well as controllers and I/O circuitry. Two reset sequencer signals (RdRst, WrRst) are asserted to independently initialize the read and write sequencers to point to the first row. To enable the read operation, the read enable signal (RdEn) must be asserted. Then, upon the rising edge of the clock signal, the read sequencer enable signal (rseq-en) is raised which triggers the sequencer cell associated with the current pointer location to assert its associated wordline signal (rwl [k] ).
Architecture
This activates the associated memory cells and dummy cell, driving the read bitlines (rbit[M-l:O]) and the dummy bitline (dumbit), respectively. The sequencer cell also asserts a trigger signal (rtrig[k+l]) which is combined with the rseq-en signal to activate the next sequencer, moving the current pointer location to the next row. The reset of the current sequencer is triggered by the assertion of the next wordline. The write operation is similar except the write bitlines (wbit[M-I:O]) are not precharged. The banks are daisy-chained so that the current bank generates a trigger signal to enable the next bank when a sequencer pointer has reached the last row in the current bank. In the subsequent cycle, the first wordline of the next bank is fed back to reset the trigger signal asserted in the previous cycle. Tri-state buffers are used for VO circuitry of each bank so that only one of the banks is connected to the common inputloutput buses.
. .
Circuits
A. Sequencer Cell Fig. 3 and Fig.A show a 
B. Bank Sequencer
In conventional banked memory designs, the current memory bank is enabled directly by the address decoder. For the proposed SAM design, however, the active memory bank should notify the next memory bank as soon as read and/or write operations are completed in the current bank. A special bank sequencer, shown in Fig. 5 , is attached to the readtwrite controllers to achieve this goal. 
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It is triggered by the last trigger signal (trig-start) of the previous bank and reset by the first wordline signal (trig-end) of the next bank. The bank trigger signal (bank-trig) is combined with the global read or write enable signal (RdEnNrEn) to generate the bank enable signal (bank-en). The timing diagram of the bank sequencing circuit is depicted in Fig. 6 . Note that, the first bank sequencer doesn't have the reset transistor so that it is enabled by trig[O] from the last bank while all other banks are disabled by the reset signal (RdRsthVrRst).
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C. Read and Write Controllers
Three control signals -precharge, sa-en, rseq-en -are generated by the read controller. Self-resetting postcharge bit-lines [4-51 are used to limit the power dissipation and reduce precharge time. This, in turn, improves voltage scalability by enabling the use lower supply voltages while still meeting desired access times. Notice that the controller has no dependency on the falling edge of the clock signal so that read operations can be completed any time within the clock cycle. In particular, a larger portion of the clock cycle time can be used for the read operation plus a significant amount of subsequent combinational logic. Notice that like some other designs [4-61 we used dummy memory cells to simulate the bit-line discharge timing to simplify the control signal generation. Fig. 7 and Fig. 8 show the circuit and its corresponding timing diagram. Write operations are pro'cessed during the high phase of the clock and are enabled by the assertion of wseq-en when the associated bank enable signal (wbank-en) is asserted. To implement this, the write controller uses a standard dynamic flip-flop with input wbank-en and large output buffers that drive wseq-en. 
D. Overall Read Operation Summary

Test Chip and Measurement Results
A test chip was fabricated in the TSMC 0.25-pm n-well CMOS process offered through MOSIS. A microphotograph of the test chip is shown in Fig. 10 . Three metal layers are used for the memory core while all five metal layers are used for U 0 pads. The 16x16-b and 64x16-b S A M s occupy an area of 197.3pm x 131.90pm and 366.2pm x 265.4pm, respectively. Table I summarizes the characteristics of the process technology and test chip. For both operations, additional measurements suggest that approximately one third of the power dissipation is consumed by the input and output flip-flops connected to I/O pads. In addition, the measured standby current was negligible (less than 0.1pA). The minimum operating core supply voltage was measured to be 0.67V with a corresponding maximum frequency of 34MHz. Fig. 11 and Fig. 12 show the measured worst-case power dissipation of two SAMs (16x16-b and 64x16-b) for read and write operations for a variety of supply voltages and frequencies. Note that due to the limitations of available test equipments, testing at frequencies higher than 40MHz was not possible. However, HSPICE simulation shows that the worst-case delay is 5.511s with a 1.2V supply voltage and 2.3ns with a 2 . W supply voltage. The measured power dissipation for the 64x16-b SAM read operation is 358pW (8.95pJ*40MHz) at 40MHz and 1.2V and 344pW (8.59pJ*40MHz) for the 16x16-b SAM. Power dissipation for write operations is higher than read operations (416pW for the 64x16-b SAM, 396pW for the 16x16-b SAM). The average power dissipation was also measured using random vectors with simultaneous read and write operations. The measured average power dissipation for the 64x16-b SAM is 517pW at 40MHz and 1.2V and 496pW for the 16x16-b SAM. The differences in power dissipation between these two SAMs are less than 5% for all conditions. The independence of energy per operation with respect to frequency in the above graphs suggests that there is negligible static current in the proposed design.
Conclusion
A novel low-power sequential access memory has been designed, fabricated, and tested using a 0.25-pm CMOS technology. Our design demonstrates the unique feature of having power dissipation that is largely independent of memory size. The proposed design demonstrates the lowpower potential of sequential access memories for applications requiring non-random access patterns. Future work can include the development of hybrid designs that support both sequential and random accesses to increase the flexibility of the memory access.
